

# AG1 Block Diagram












Project code: 91.4A901.001  
 PCB P/N : 55.4A903.XXX  
 REVISION : 05225-1  
 (Hannstar, GCE)  
 PCB STACKUP



SYSTEM DC/DC TPS51120 41	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5
SYSTEM DC/DC MAX8743EE 42	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
TPS51100 44	
1D8V_S3	DDR_VREF
APL5332KAC 44	
3D3V_S5	2D5V_S0
APL5912-U 44	
3D3V_S5	1D5V_S0

MAXIM CHARGER MAX8725+Max1773 43	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A UP+5V 5V 100mA

CPU DC/DC ISL6262 39,40	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0~1.3V 48A



<Variant Name>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3 Document Number **AG1** Rev **-1**

Date: Monday, January 09, 2006 Sheet 1 of 45

# ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN, EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GP017, PME#, LAD[3:0]#/FHW[3:0]#, LAN_RXD[2:0]	ICH7 internal 20K pull-ups
LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT, ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS, SPI_ARB, SPI_CLK, SPKR,	
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

# ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

# ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/GPIO17#, GNT4#/GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

# 954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

page 3

# PCI Routing

page 16

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->G, B->B, C->F, D->G'	0
MiniPCI	21	A/C B/D -> E	1
LAN	23	A -> H	2
1410	25	A->G, B->B,	0

# Calistoga Strapping Signals and Configuration

EDS 17050 0.71 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane, 4->0, 3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present










NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWROK in signal.

# History

6/6 drawing SA  
7/11 Rename for placement

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>			
Size A3	Document Number	Rev	
	<b>AG1</b>	<b>-1</b>	
Date: Monday, January 09, 2006	Sheet 2	of 45	




<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS954305D**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
Date: Wednesday, January 18, 2006	Sheet 3 of 45	



BGA479-SKT6-GPU1  
62.10079.001  
2nd source: 62.10053.401



6 H\_DIN#[3..0] 6  
6 H\_DSTBN#[3..0] 6  
6 H\_DSTBP#[3..0] 6

6 H\_D#[63..0] 6

PM\_THRMTRIP# should connect to ICH7 and Calistoga without T-ing (No stub)

Layout Note:  
Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".  
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".





Layout Note:  
0.5" max length.

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (1 of 2)**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
Date: Wednesday, January 18, 2006	Sheet 4 of 45	



Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:  
Provide a test point (with no stub) at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**CPU (2 of 2)**

AG1

Date: Wednesday, January 18, 2006


Sheet 5 of 45



Place them near to the chip (< 0.5")

U58A		CALISTOGA	
H_D#0	F1	H_XRCOMP	E1
H_D#1	J1	H_XSCOMP	E2
H_D#2	H1	H_XSWING	E4
H_D#3	J6	H_YRCOMP	Y1
H_D#4	H3	H_YSCOMP	U1
H_D#5	K2	H_YSWING	W1
H_D#6	G1		
H_D#7	G2		
H_D#8	K9		
H_D#9	K1		
H_D#10	K7		
H_D#11	J8		
H_D#12	H4		
H_D#13	J3		
H_D#14	K11		
H_D#15	G4		
H_D#16	T10		
H_D#17	W11		
H_D#18	T3		
H_D#19	U7		
H_D#20	U9		
H_D#21	U11		
H_D#22	T11		
H_D#23	W9		
H_D#24	T1		
H_D#25	T8		
H_D#26	T4		
H_D#27	W7		
H_D#28	U5		
H_D#29	T9		
H_D#30	W6		
H_D#31	T5		
H_D#32	AB7		
H_D#33	AA9		
H_D#34	W4		
H_D#35	W3		
H_D#36	Y3		
H_D#37	Y7		
H_D#38	W5		
H_D#39	Y10		
H_D#40	AB8		
H_D#41	W2		
H_D#42	AA4		
H_D#43	AA7		
H_D#44	AA2		
H_D#45	AA6		
H_D#46	AA10		
H_D#47	Y8		
H_D#48	AA1		
H_D#49	AB4		
H_D#50	AC9		
H_D#51	AB11		
H_D#52	AC11		
H_D#53	AB3		
H_D#54	AC2		
H_D#55	AD1		
H_D#56	AD9		
H_D#57	AC1		
H_D#58	AD7		
H_D#59	AC6		
H_D#60	AB5		
H_D#61	AD10		
H_D#62	AD4		
H_D#63	AC8		
H_D#64			
H_D#65			
H_D#66			
H_D#67			
H_D#68			
H_D#69			
H_D#70			
H_D#71			
H_D#72			
H_D#73			
H_D#74			
H_D#75			
H_D#76			
H_D#77			
H_D#78			
H_D#79			
H_D#80			
H_D#81			
H_D#82			
H_D#83			
H_D#84			
H_D#85			
H_D#86			
H_D#87			
H_D#88			
H_D#89			
H_D#90			
H_D#91			
H_D#92			
H_D#93			
H_D#94			
H_D#95			
H_D#96			
H_D#97			
H_D#98			
H_D#99			
H_D#100			

HOST



<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (1 of 5)**

Size: A3 Document Number: **AG1** Rev: **-1**

Date: Wednesday, January 18, 2006 Sheet: 6 of 45










1D05V_S0	AA33	VCC_0	
	W33	VCC_1	
	P33	VCC_2	
	N33	VCC_3	
	L33	VCC_4	
	J33	VCC_5	
	AA32	VCC_6	
	Y32	VCC_7	
	W32	VCC_8	
	V32	VCC_9	
	P32	VCC_10	
	N32	VCC_11	
	M32	VCC_12	
	L32	VCC_13	
	J32	VCC_14	
	AA31	VCC_15	
	W31	VCC_16	
	V31	VCC_17	
	T31	VCC_18	
	R31	VCC_19	
	P31	VCC_20	
	N31	VCC_21	
	M31	VCC_22	
	AA30	VCC_23	
	Y30	VCC_24	
	W30	VCC_25	
	V30	VCC_26	
	U30	VCC_27	
	T30	VCC_28	
	R30	VCC_29	
	P30	VCC_30	
	N30	VCC_31	
	M30	VCC_32	
	L30	VCC_33	
	AA29	VCC_34	
	Y29	VCC_35	
	W29	VCC_36	
	V29	VCC_37	
	U29	VCC_38	
	R29	VCC_39	
	P29	VCC_40	
	M29	VCC_41	
	L29	VCC_42	
	AA28	VCC_43	
	Y28	VCC_44	
	W28	VCC_45	
	V28	VCC_46	
	U28	VCC_47	
	T28	VCC_48	
	R28	VCC_49	
	P28	VCC_50	
	N28	VCC_51	
	M28	VCC_52	
	L28	VCC_53	
	P27	VCC_54	
	N27	VCC_55	
	M27	VCC_56	
	L27	VCC_57	
	P26	VCC_58	
	N26	VCC_59	
	L26	VCC_60	
	N25	VCC_61	
	M25	VCC_62	
	L25	VCC_63	
	P24	VCC_64	
	N24	VCC_65	
	M24	VCC_66	
	AA23	VCC_67	
	Y23	VCC_68	
	P23	VCC_69	
	N23	VCC_70	
	M23	VCC_71	
	L23	VCC_72	
	AC22	VCC_73	
	AB22	VCC_74	
	Y22	VCC_75	
	W22	VCC_76	
	P22	VCC_77	
	N22	VCC_78	
	M22	VCC_79	
	L22	VCC_80	
	AC21	VCC_81	
	AA21	VCC_82	
	W21	VCC_83	
	N21	VCC_84	
	M21	VCC_85	
	L21	VCC_86	
	AC20	VCC_87	
	AB20	VCC_88	
	Y20	VCC_89	
	W20	VCC_90	
	P20	VCC_91	
	N20	VCC_92	
	M20	VCC_93	
	L20	VCC_94	
	AB19	VCC_95	
	AA19	VCC_96	
	Y19	VCC_97	
	M19	VCC_98	
	L19	VCC_99	
	N18	VCC_100	
	M18	VCC_101	
	L18	VCC_102	
	P17	VCC_103	
	N17	VCC_104	
	M17	VCC_105	
	L17	VCC_106	
	M16	VCC_107	
	VCC_SM_108	VCC_108	
	VCC_SM_109	VCC_109	
	VCC_SM_110	VCC_110	


	VCC_SM_0	ALU11	
	VCC_SM_1	AT11	
	VCC_SM_2	AM11	
	VCC_SM_3	AA10	
	VCC_SM_4	BA10	
	VCC_SM_5	AW10	
	VCC_SM_6	AV10	
	VCC_SM_7	AU10	
	VCC_SM_8	AT10	
	VCC_SM_9	AR10	
	VCC_SM_10	AS10	
	VCC_SM_11	AY10	
	VCC_SM_12	AW10	
	VCC_SM_13	AV10	
	VCC_SM_14	AU10	
	VCC_SM_15	AT10	
	VCC_SM_16	AR10	
	VCC_SM_17	AS10	
	VCC_SM_18	AN10	
	VCC_SM_19	AM10	
	VCC_SM_20	AA10	
	VCC_SM_21	AM29	
	VCC_SM_22	AL29	
	VCC_SM_23	AK29	
	VCC_SM_24	AJ29	
	VCC_SM_25	AH29	
	VCC_SM_26	AJ28	
	VCC_SM_27	AH28	
	VCC_SM_28	AJ27	
	VCC_SM_29	AH27	
	VCC_SM_30	BA26	
	VCC_SM_31	AW26	
	VCC_SM_32	AV26	
	VCC_SM_33	AU26	
	VCC_SM_34	AT26	
	VCC_SM_35	AR26	
	VCC_SM_36	AJ26	
	VCC_SM_37	AH26	
	VCC_SM_38	AJ25	
	VCC_SM_39	AH25	
	VCC_SM_40	AD23	
	VCC_SM_41	AJ24	
	VCC_SM_42	AH24	
	VCC_SM_43	BA23	
	VCC_SM_44	BA22	
	VCC_SM_45	AY22	
	VCC_SM_46	AW22	
	VCC_SM_47	AV22	
	VCC_SM_48	AU22	
	VCC_SM_49	AT22	
	VCC_SM_50	AR22	
	VCC_SM_51	AP22	
	VCC_SM_52	AK22	
	VCC_SM_53	AJ22	
	VCC_SM_54	AJ22	
	VCC_SM_55	AK21	
	VCC_SM_56	AK20	
	VCC_SM_57	BA19	
	VCC_SM_58	AY19	
	VCC_SM_59	AW19	
	VCC_SM_60	AV19	
	VCC_SM_61	AU19	
	VCC_SM_62	AT19	
	VCC_SM_63	AR19	
	VCC_SM_64	AP19	
	VCC_SM_65	AK19	
	VCC_SM_66	AK19	
	VCC_SM_67	AJ18	
	VCC_SM_68	AJ17	
	VCC_SM_69	AH17	
	VCC_SM_70	AH16	
	VCC_SM_71	BA15	
	VCC_SM_72	AY15	
	VCC_SM_73	AW15	
	VCC_SM_74	AV15	
	VCC_SM_75	AU15	
	VCC_SM_76	AT15	
	VCC_SM_77	AR15	
	VCC_SM_78	AJ14	
	VCC_SM_79	AJ14	
	VCC_SM_80	AJ14	
	VCC_SM_81	AJ13	
	VCC_SM_82	AH13	
	VCC_SM_83	AH12	
	VCC_SM_84	AG12	
	VCC_SM_85	AK11	
	VCC_SM_86	BA8	
	VCC_SM_87	AY8	
	VCC_SM_88	AW8	
	VCC_SM_89	AV8	
	VCC_SM_90	AT8	
	VCC_SM_91	AR8	
	VCC_SM_92	AP8	
	VCC_SM_93	AK8	
	VCC_SM_94	AK8	
	VCC_SM_95	AK8	
	VCC_SM_96	AK8	
	VCC_SM_97	AK8	
	VCC_SM_98	AK8	
	VCC_SM_99	AK8	
	VCC_SM_100	AK8	
	VCC_SM_101	AK8	
	VCC_SM_102	AK8	
	VCC_SM_103	AK8	
	VCC_SM_104	AK8	
	VCC_SM_105	AK8	
	VCC_SM_106	AK8	
	VCC_SM_107	AK8	
	VCC_SM_108	AK8	
	VCC_SM_109	AK8	
	VCC_SM_110	AK8	

	VCC_NCTF0	AE27	
	VCC_NCTF1	AE27	
	VCC_NCTF2	AE25	
	VCC_NCTF3	AE25	
	VCC_NCTF4	AE23	
	VCC_NCTF5	AE22	
	VCC_NCTF6	AE21	
	VCC_NCTF7	AE20	
	VCC_NCTF8	AE19	
	VCC_NCTF9	AE18	
	VCC_NCTF10	AC17	
	VCC_NCTF11	Y17	
	VCC_NCTF12	AE40	
	VCC_NCTF13	AE40	
	VCC_NCTF14	AE40	
	VCC_NCTF15	AE40	
	VCC_NCTF16	AE40	
	VCC_NCTF17	AE40	
	VCC_NCTF18	AE40	
	VCC_NCTF19	AE40	
	VCC_NCTF20	AE40	
	VCC_NCTF21	AE40	
	VCC_NCTF22	AE40	
	VCC_NCTF23	AE40	
	VCC_NCTF24	AE40	
	VCC_NCTF25	AE40	
	VCC_NCTF26	AE40	
	VCC_NCTF27	AE40	
	VCC_NCTF28	AE40	
	VCC_NCTF29	AE40	
	VCC_NCTF30	AE40	
	VCC_NCTF31	AE40	
	VCC_NCTF32	AE40	
	VCC_NCTF33	AE40	
	VCC_NCTF34	AE40	
	VCC_NCTF35	AE40	
	VCC_NCTF36	AE40	
	VCC_NCTF37	AE40	
	VCC_NCTF38	AE40	
	VCC_NCTF39	AE40	
	VCC_NCTF40	AE40	
	VCC_NCTF41	AE40	
	VCC_NCTF42	AE40	
	VCC_NCTF43	AE40	
	VCC_NCTF44	AE40	
	VCC_NCTF45	AE40	
	VCC_NCTF46	AE40	
	VCC_NCTF47	AE40	
	VCC_NCTF48	AE40	
	VCC_NCTF49	AE40	
	VCC_NCTF50	AE40	
	VCC_NCTF51	AE40	
	VCC_NCTF52	AE40	
	VCC_NCTF53	AE40	
	VCC_NCTF54	AE40	
	VCC_NCTF55	AE40	
	VCC_NCTF56	AE40	
	VCC_NCTF57	AE40	
	VCC_NCTF58	AE40	
	VCC_NCTF59	AE40	
	VCC_NCTF60	AE40	
	VCC_NCTF61	AE40	
	VCC_NCTF62	AE40	
	VCC_NCTF63	AE40	
	VCC_NCTF64	AE40	
	VCC_NCTF65	AE40	
	VCC_NCTF66	AE40	
	VCC_NCTF67	AE40	
	VCC_NCTF68	AE40	
	VCC_NCTF69	AE40	
	VCC_NCTF70	AE40	
	VCC_NCTF71	AE40	
	VCC_NCTF72	AE40	
	VCC_NCTF73	AE40	
	VCC_NCTF74	AE40	
	VCC_NCTF75	AE40	
	VCC_NCTF76	AE40	
	VCC_NCTF77	AE40	
	VCC_NCTF78	AE40	
	VCC_NCTF79	AE40	
	VCC_NCTF80	AE40	
	VCC_NCTF81	AE40	
	VCC_NCTF82	AE40	
	VCC_NCTF83	AE40	
	VCC_NCTF84	AE40	
	VCC_NCTF85	AE40	
	VCC_NCTF86	AE40	
	VCC_NCTF87	AE40	
	VCC_NCTF88	AE40	
	VCC_NCTF89	AE40	
	VCC_NCTF90	AE40	
	VCC_NCTF91	AE40	
	VCC_NCTF92	AE40	
	VCC_NCTF93	AE40	
	VCC_NCTF94	AE40	
	VCC_NCTF95	AE40	
	VCC_NCTF96	AE40	
	VCC_NCTF97	AE40	
	VCC_NCTF98	AE40	
	VCC_NCTF99	AE40	
	VCC_NCTF100	AE40	


	VSS_0	AK34	
	VSS_1	AG34	
	VSS_2	AF34	
	VSS_3	AE34	
	VSS_4	AC34	
	VSS_5	C34	
	VSS_6	AW33	
	VSS_7	AV33	
	VSS_8	AE33	
	VSS_9	AE33	
	VSS_10	AE33	
	VSS_11	Y33	
	VSS_12	V33	
	VSS_13	M33	
	VSS_14	H33	
	VSS_15	G33	
	VSS_16	F33	
	VSS_17	D33	
	VSS_18	AE32	
	VSS_19	AE32	
	VSS_20	AE32	
	VSS_21	AE32	
	VSS_22	AE32	
	VSS_23	AE32	
	VSS_24	AE32	
	VSS_25	AE32	
	VSS_26	AE32	
	VSS_27	AE32	
	VSS_28	AE32	
	VSS_29	AE32	
	VSS_30	AE32	
	VSS_31	AE32	
	VSS_32	AE32	
	VSS_33	AE32	
	VSS_34	AE32	
	VSS_35	AE32	
	VSS_36	AE32	
	VSS_37	AE32	
	VSS_38	AE32	
	VSS_39	AE32	
	VSS_40	AE32	
	VSS_41	AE32	
	VSS_42	AE32	
	VSS_43	AE32	
	VSS_44	AE32	
	VSS_45	AE32	
	VSS_46	AE32	
	VSS_47	AE32	
	VSS_48	AE32	
	VSS_49	AE32	
	VSS_50	AE32	
	VSS_51	AE32	
	VSS_52	AE32	
	VSS_53	AE32	
	VSS_54	AE32	
	VSS_55	AE32	
	VSS_56	AE32	
	VSS_57	AE32	
	VSS_58	AE32	
	VSS_59	AE32	
	VSS_60	AE32	
	VSS_61	AE32	
	VSS_62	AE32	
	VSS_63	AE32	
	VSS_64	AE32	
	VSS_65	AE32	
	VSS_66	AE32	
	VSS_67	AE32	
	VSS_68	AE32	
	VSS_69	AE32	
	VSS_70	AE32	
	VSS_71	AE32	
	VSS_72	AE32	
	VSS_73	AE32	
	VSS_74	AE32	
	VSS_75	AE32	
	VSS_76	AE32	
	VSS_77	AE32	



**NORMAL TYPE**



**NORMAL TYPE**




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Socket**


Size: Custom    Document Number: **AG1**    Rev: **-1**

Date: Wednesday, January 18, 2006    Sheet: 11 of 45


# PARALLEL TERMINATION



# Decoupling Capacitor



# LAUNCH BD CONN





Pin	Symbol
1	5V
2	USB-
3	USB+
4	GND
5	GND


Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND

Pin	Symbol
1	3V_S0
2	PWRBTN#
3	PROGRAM#
4	EBUTTON#
5	INTERNET#
6	MAIL#
7	NC
8	MAIL_LED#
9	PWR_B_LED#
10	NC
11	INT_MICP
12	INT_MICN

# LCD/INVERTER/CCD CONN




# LED BD CONN



Charger:  
 OFF : Battery or DC only  
 Orange : Charging  
 Orange Blink : Battery low

Power:  
 Green : S0  
 Orange : S3  
 Orange Blinking : Enter S4

LED	V	V	V	V
Bluetooth				
Wireless				
Charger				
Power2				



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD / LAUNCH / LEDs**


Size: Custom Document Number **AG1** Rev: **-1**

Date: Wednesday, January 18, 2006 Sheet 13 of 45


# CRT I/F & CONNECTOR

Layout Note:  
Place these resistors  
close to the CRT-out  
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.






## Hsync & Vsync level shift



## DDC\_CLK & DATA level shift



## TV OUT CONN




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRT/TV Connector**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
Date: Friday, February 24, 2006	Sheet 14 of 45	



**RTC circuitry**



2nd source: 20.D0198.103



Placement Note:  
Distance between the ICH7 M and cap on the "P" signal should be identical distance between the ICH7 M and cap on the "N" signal for same pair.



Open R188 for Dothan A step  
Shunt for Dothan B step  
& all Yonah

Check !!

Layout Note: R424 needs to be placed within 2" of ICH7, R212 must be placed within 2" of R227 w/o stub.

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH7-M (1 of 4)**

Size A3 Document Number **AG1** Rev **-1**

Date: Wednesday, January 18, 2006 Sheet 15 of 45









U12E		
A4	VSS[1]	VSS[98]
A23	VSS[2]	VSS[99]
B1	VSS[3]	VSS[100]
B8	VSS[4]	VSS[101]
B11	VSS[5]	VSS[102]
B14	VSS[6]	VSS[103]
B17	VSS[7]	VSS[104]
B20	VSS[8]	VSS[105]
B26	VSS[9]	VSS[106]
B28	VSS[10]	VSS[107]
C2	VSS[11]	VSS[108]
C6	VSS[12]	VSS[109]
C27	VSS[13]	VSS[110]
D10	VSS[14]	VSS[111]
D13	VSS[15]	VSS[112]
D18	VSS[16]	VSS[113]
D21	VSS[17]	VSS[114]
D24	VSS[18]	VSS[115]
E1	VSS[19]	VSS[116]
E2	VSS[20]	VSS[117]
E4	VSS[21]	VSS[118]
E8	VSS[22]	VSS[119]
E15	VSS[23]	VSS[120]
F3	VSS[24]	VSS[121]
F4	VSS[25]	VSS[122]
F5	VSS[26]	VSS[123]
F12	VSS[27]	VSS[124]
F27	VSS[28]	VSS[125]
F28	VSS[29]	VSS[126]
G1	VSS[30]	VSS[127]
G2	VSS[31]	VSS[128]
G5	VSS[32]	VSS[129]
G6	VSS[33]	VSS[130]
G9	VSS[34]	VSS[131]
G14	VSS[35]	VSS[132]
G18	VSS[36]	VSS[133]
G21	VSS[37]	VSS[134]
G24	VSS[38]	VSS[135]
G25	VSS[39]	VSS[136]
G26	VSS[40]	VSS[137]
H3	VSS[41]	VSS[138]
H4	VSS[42]	VSS[139]
H5	VSS[43]	VSS[140]
H24	VSS[44]	VSS[141]
H27	VSS[45]	VSS[142]
H28	VSS[46]	VSS[143]
J1	VSS[47]	VSS[144]
J2	VSS[48]	VSS[145]
J5	VSS[49]	VSS[146]
J24	VSS[50]	VSS[147]
J25	VSS[51]	VSS[148]
J26	VSS[52]	VSS[149]
K24	VSS[53]	VSS[150]
K27	VSS[54]	VSS[151]
K28	VSS[55]	VSS[152]
L13	VSS[56]	VSS[153]
L15	VSS[57]	VSS[154]
L24	VSS[58]	VSS[155]
L25	VSS[59]	VSS[156]
L26	VSS[60]	VSS[157]
M3	VSS[61]	VSS[158]
M4	VSS[62]	VSS[159]
M5	VSS[63]	VSS[160]
M12	VSS[64]	VSS[161]
M13	VSS[65]	VSS[162]
M14	VSS[66]	VSS[163]
M15	VSS[67]	VSS[164]
M16	VSS[68]	VSS[165]
M17	VSS[69]	VSS[166]
M24	VSS[70]	VSS[167]
M27	VSS[71]	VSS[168]
M28	VSS[72]	VSS[169]
N1	VSS[73]	VSS[170]
N2	VSS[74]	VSS[171]
N5	VSS[75]	VSS[172]
N6	VSS[76]	VSS[173]
N11	VSS[77]	VSS[174]
N12	VSS[78]	VSS[175]
N13	VSS[79]	VSS[176]
N14	VSS[80]	VSS[177]
N15	VSS[81]	VSS[178]
N16	VSS[82]	VSS[179]
N17	VSS[83]	VSS[180]
N18	VSS[84]	VSS[181]
N24	VSS[85]	VSS[182]
N25	VSS[86]	VSS[183]
N26	VSS[87]	VSS[184]
P3	VSS[88]	VSS[185]
P4	VSS[89]	VSS[186]
P12	VSS[90]	VSS[187]
P13	VSS[91]	VSS[188]
P14	VSS[92]	VSS[189]
P15	VSS[93]	VSS[190]
P16	VSS[94]	VSS[191]
P17	VSS[95]	VSS[192]
P24	VSS[96]	VSS[193]
P27	VSS[97]	VSS[194]

ICH7-M-GP



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title  
**ICH7-M (4 of 4)/ODD**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
---------	-------------------------------	------------------



Date: Wednesday, January 18, 2006 Sheet 18 of 45





# SATA Connector





# CDROM Connector







# USB PORT



## BLUETOOTH MODULE CONNECTOR



## MDC 1.5 CONN



<Variant Name>


**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>USB and MDC I/F</b>		
Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
Date: Friday, February 24, 2006	Sheet 21	of 45




Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

# LAN Connector



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits  
 LAN Data: Yellow(B2), when LAN is transferring data.




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

**RJ11 signal must leave the other signal or power plane 100mil.**

DOC\_TIP,DOC\_RING,TIP,RING:  
 W/S : 10/100 @ Surface layers  
 10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



<Variant Name>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**

Size A3 Document Number **AG1** Rev **-1**



Date: Wednesday, January 18, 2006 Sheet 23 of 45

C431 should close Pin-P15 and Pin-R17.



- \* All 1394 signals must be routed on top side only
- \* Differential pairs of each ports should have equal trace length
- \* Stubs must be keep as short as possible

Bypass/Decoupling Capacitors  
Should be places as close to  
PCI7412 as possible



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

TI PCI7412 (1 of 2)




AG1

Sheet 24 of 45








# Mini Card Connector



# 1394 Connector



TOP VIEW  
Reader






**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD / 1394**


Size: A3, Document Number: **AG1**, Rev: **-1**

Date: Wednesday, March 01, 2006, Sheet: 26 of 45


# PCMCIA Socket



# TI Power switch



# ENE Power switch




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCMCIA**

Size A3	Document Number	Rev
	<b>AG1</b>	<b>-1</b>


Date: Friday, February 24, 2006 Sheet 27 of 45



- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIFO should be turned off when not used.

**Configuration:**  
 (3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.)

Pin	Symbol	Location	Re-tasking
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input



<Variant Name>



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC883**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
---------	----------------------------	---------------




Date: Wednesday, January 18, 2006 Sheet 28 of 45





### NEWCARD Connector

Reserve the symbol for bottom side connector



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINI-PCI/NEW Card**

Size A3	Document Number	Rev -1
<b>AG1</b>		

Date: Thursday, March 09, 2006 Sheet 30 of 45

For S/W Debug

Pin No.	Signal	Pin No.	Signal
1	3D3V_AUX_KBC	2	MODE1
3	H8_RESET#	4	MODE0
5	KBC_AC_IN#	6	H8_TXD1
7	LID_CLOSE#	8	H8_RXD1
9	PM_SLP_S3#	10	GND



RE 144B

NAPA U/V ID  
1394/Carder reader : 0  
non 1394/Carder reader: 1

No TIPC  
TIPC


050510:For  
Battery switch  
fail issue

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **KBC H8S/RE144B**

Size A3 Document Number **AG1** Rev **-1**


Date: Wednesday, March 08, 2006 Sheet 31 of 45



Connecting a 10 K external pull-down resistor makes the base address sample low, setting the Index-Data pair at 2Eh-2Fh.

## VISHAY FIR/CIR Module

Layout Guide:  
 (1) FIR\_3D3V : 30 mils,  
 (2) C583, C581 close  
 to U32



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **SIO 87392 / FIR**

Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>
Date: Wednesday, January 18, 2006	Sheet 32	of 45



# Internal Keyboard Connector


31 KROW[1..8] <<<   
 31 KCOL[1..16] <<< 



Keyboard matrix ( from vendor )

	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0


	Low Active
PSW_CLR#	1 - 5 ON
KBC_BB_EN#	2 - 6 ON
KBC_MATRIX1	3 - 7 ON
KBC_MATRIX2	4 - 8 ON




2nd source: 20.K0198.025




## COVER SWITCH




## TOUCH PAD



## SCROLL KEY



2nd source: 62.40009.341



Planar ID(2,1,0)  
 SA: 0,0,0  
 SB: 0,0,1  
 SC: 0,1,0  
 SD: 0,1,1


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**KEYBOARD/TOUCHPAD**

AG1

Date: Wednesday, January 18, 2006 Sheet 33 of 45


## GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000  
 Has internal pull-down resistors  
 All may be left floated  
 FPET7 Elec. P3-46


## SPI FLASH ROM

8M Bits




**SOIC 200 Socket P/N:**  
 Wieson: 62.10076.001  
**SPI ROM:**  
 SST25LF080A: 72.25080.E01  
 SST25VF080B : 72.25080.G01  
 ST M25P80: 72.25P80.001







## TOP VIEW



## (BOTTOM VIEW)

<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>BIOS : SPI</b>	
Size	Document Number
A3	<b>AG1</b>
Date: Wednesday, January 18, 2006	Sheet 34 of 45
Rev <b>-1</b>	



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





**CardBus\_ENE CB1410**

Title: **AG1**


Size: A3 Document Number: **AG1** Rev: **-1**

Date: Thursday, January 19, 2006 Sheet 35 of 45

# Aux Power




# Run Power




<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>TITLE</b>			
<b>RUN and AUX POWER</b>			
Size A3	Document Number <b>AG1</b>	Rev <b>-1</b>	
Date: Wednesday, January 18, 2006		Sheet 36	of 45


**CPU\_CORE**  
Intersil ISL6262




**MAX8743**  
1D8V/1D05V




**Charger Max8725**



**TPS51120**  
5V/3D3V



**Adapter**



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**







Size: A3	Document Number: <b>AG1</b>	Rev: -1
Date: Monday, January 09, 2006	Sheet: 37	of 45











	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2

$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$


<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124\_1D8V\_1D05V**

Size A3 Document Number **AG1** Rev -1

Date: Wednesday, January 18, 2006 Sheet 41 of 45



AC\_IN Threshold 2.089V Max.  
AC\_IN > 2.089V --> AC DETECT

SET Vout MAX VCELL= 4.1998V/CELL  
VBAT=CELL\*VCELL==>VCELL=VBAT/CELL  
=VREF+(VICTL-1.8) /9.52 =4.1998V


When V(ICTL)<0.8V or DCIN<7V  
-->Charge Disable

V( MODE ) >=2.8V = 4 Cell  
V( MODE ) = 1.8V = 3 Cell

ISOURCE\_MAX = (0.075/R328)\*(VCLS/VREF)  
=4.25A  
So, Constant Power=19V\*4.25A=80.75W

Pre-CHG\_I = 305mA  
BATA\_CHG\_I = (0.075/R329)\*(VICTL/3.6)  
=3.0A

Current limit setting:  
85W (85W/20V=4.25A)




<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CHARGER MAX8725**

Size A3	Document Number	Rev -1
AG1		
Date: Wednesday, January 18, 2006	Sheet 42	of 45


**2D5V**  
**Iomax=1A**




**1D5V\_S0**  
**Iomax=4.0A**




**0D9V**  
**Iomax=1A**





### ADAPTER IN CIRCUIT




### MAIN BATTERY CONNECTOR





TOP SIDE:



BOTTOM SIDE:

